Formal Verification

Placeholder author icon
By Erik Seligman ’91

Published Feb. 2, 2016

Formal Verification: An Essential Toolkit for Modern VLSI Design demystifies formal verification (FV) and presents the practical applications that are bringing it into mainstream design and validation processes at Intel and other companies. The book will prepare working engineers to introduce FV in their organizations and deploy FV techniques to increase design and validation productivity.

Paw in print

Image
Tod Williams ’65 *67 stands in front of the Brooklyn Bridge.
The Latest Issue

July 2026

Architect Tod Williams ’65 *67 reflects on the Obama Presidential Center; rain and revelry at Reunions.